Ifw

TRA	ANSMITTA	L OF INFORM (Under 37 Cl	Docket No. BUR920030168US1								
In Re Application Of: Anand et al. All 6 2 0 2004											
Арр	lication No.	Filing Date	Framiner Staminer	Customer No.	l	Confirmation No.					
	0/707071	11/19/03		024241	2186	<u> </u>					
Title:	Title: AUTOMATIC BIT FAIL MAPPING FOR EMBEDDED MEMORIES WITH CLOCK MULTIPLIERS.										
Address to: Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450											
			37 CFR 1.9	7(b)							
1. 🗵	1. A The Information Disclosure Statement submitted herewith is being filed within three months of the filing of a national application other than a continued prosecution application under 37 CFR 1.53(d); within three months of the date of entry of the national stage as set forth in 37 CFR 1.491 in an international application; before the mailing of a first Office Action on the merits, or before the mailing of a first Office Action after the filing of a request for continued examination under 37 CFR 1.114.										
			37 CFR 1.9	•							
2. [2. The Information Disclosure Statement submitted herewith is being filed after the period specified in 37 CFR 1.97(b), provided that the Information Disclosure Statement is filed before the mailing date of a Final Action under 37 CFR 1.113, a Notice of Allowance under 37 CFR 1.311, or an Action that otherwise closes prosecution in the application, and is accompanied by one of:										
	☐ the	statement specifie	ed in 37 CFR 1.97(e);								
	OR										
	☐ the	fee set forth in 37	CFR 1.17(p).								
					,						
			·								
				•							
						;					
1											

TRANSMITTA	Docket No. BUR920030168US1								
In Re Application: Anand et a. AU6 2 0 2004									
Application No.	cation No. Filing Date Examin			Customer No.	Group Art Unit	Confirmation No.			
10/707071					2186	1070			
AUTOMATIC BIT FAIL MAPPING FOR EMBEDDED MEMORIES WITH CLOCK MULTIPLIERS.									
Payment of Fee									
	(Only cor	nplete if Applicant elects to p	ay the f	ee set forth in 37	CFR 1.17(p))				
 ☒ The Director as describer ☒ Ch ☒ Ch ☒ Ch Certification I certify that this account is bein 		t. ee required. y Facsimile* tion to charge deposit to the United States	Certificate of Mailing by First Class Mail Certify that this document and fee is being deposited on with the U.S. Postal Service as first class mail under 37 C.F.R. 1.8 and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450. Signature of Person Mailing Correspondence Phyllis deLangis						
Typed or F	Typed or Printed Name of Person Signing Certificate				Typed or Printed Name of Person Mailing Certificate				
*This certificate may only be used if paying by deposit account. Dated: 8 17 2004 Signature Robert A Walsh, Esq. Registration #: 26,516 IBM Microelectronics 1000 River Street - 972E Essex Junction, VT 05452									
cc.									

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Darren L. Anand, et al

Examiner:

Unassigned

Serial No.:

Group Art Unit: 2/86

Filed:

Docket: BUR920030168US1 (17124)

8-17-04

For: AUTOMATIC BIT FAIL MAPPING FOR EMBEDDED MEMORIES WITH CLOCK

Dated:

MULTIPLIERS

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Sir:

In accordance with 37 C.F.R. §§ 1.97 and 1.98, it is requested that the following references, which are also listed on the attached Form PTO-1449, be made of record in the above-identified case.

Applicants are submitting a copies of the cited references, along with English language abstracts. The relevance of the above-identified reference has been described in the specification.

CERTIFICATE OF MAILING UNDER 37 C.F.R. §1.8(a)

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to; Commissioner for Patents, Box 1450, Alexandria, VA 22313-1450 on

Dated:

G:\Ibm\1126\17124\Amend\17124.id.2.doc

Inasmuch as this Information Disclosure Statement is being submitted in accordance with the schedule set out in 37 C.F.R. § 1.97(b), no statement or fee is required.

Respectfully submitted,

William C. Roch

Registration No.: 24,972

Scully, Scott, Murphy & Presser 400 Garden City Plaza Garden City, New York 11530 (516) 742-4343

WCR:jf

					Docket Number (Optional) BUR920030168 (17124) Application N			10 70 71		
AUG 2 0 2004					Applicant(s) Darren L. Anand, et al.					
					Filing Date					
PENT & TRADEM		·	U.S. I	PATENT	DOCUMENTS					
*EXAMINER INITIAL	REF	DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE		
							-			
								_		
					·····					
	. "									
			:							
			FOREIG	N PATI	ENT DOCUMENTS					
	REF	DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	TRANSL YES	NO NO	
		JP7078495	20/3/95	Japan						
	_	JP2002243801	28/08/02	Japan						
		JP2002298598A	11/10/02	Japan						
				<u></u>				<u> </u>	<u></u>	
					Author, Title, Date, Pertin		conductor		···	
	International Test Conference, 1998 Proceedings, "Semiconductor Manufacturing Process Monitoring using Built-In Self-Test for Embedded Memories", Ivo Schanstra, Dharmajaya Lukita, Ad J. van de Goor, Kees Veelenturf, Paul J. van Winjnen, pp. 872-881									
EXAMINER					DATE CONSIDERED)				
		citation considered, whether by of this form with next com			l nance with MPEP 609; D	raw line through	citation if not in	conformance	and not	